

FIG. 1




FIG. 2




FIG. 4




FIG. 5





FIG. 6



Page 7 of 8

The diagram illustrates a recording/reproducing system with error detection and correction. The system is divided into two main functional areas: recording and reproducing.

Recording Path (Left Side):


- Information Data:** Input data enters the **RECORDING MODULATOR CIRCUIT (31)**.
- Sum Read Signal Generator (34):** Receives **Information Data** and outputs **Rsum** to the **REPRODUCED INFORMATION DATA (36)**.
- First Demodulator Circuit (37):** Receives **Rsum** and outputs **AD1** to the **First Address Generator (40)**.
- Second Demodulator Circuit (38):** Receives **Rsum** and outputs **AD2** to the **Second Address Generator (41)**.
- Third Demodulator Circuit (39):** Receives **Rsum** and outputs **AD3** to the **Third Address Generator (42)**.
- Address Generators (40, 41, 42):** These circuits generate addresses **AD1**, **AD2**, and **AD3** based on the demodulated signals.
- Memory (M1, M2, M3):** These memory blocks store data. **AD1** is connected to **M1**, **AD2** to **M2**, and **AD3** to **M3**.
- Memory RD (Read Data):** Data is read from the memory blocks and sent to the **RECORDING/REPRODUCING CONTROL CIRCUIT (80)**.
- Recording/Reproducing Control Circuit (80):** This central control unit manages the recording and reproducing processes, receiving **AD1**, **AD2**, **AD3**, and **Memory RD** signals.

Reproducing Path (Right Side):

- Information Data:** Input data enters the **REPRODUCED INFORMATION DATA (36)**.
- Sum Read Signal Generator (34):** Receives **Information Data** and outputs **Rsum** to the **REPRODUCED INFORMATION DATA (36)**.
- First Demodulator Circuit (37):** Receives **Rsum** and outputs **AD1** to the **First Address Generator (40)**.
- Second Demodulator Circuit (38):** Receives **Rsum** and outputs **AD2** to the **Second Address Generator (41)**.
- Third Demodulator Circuit (39):** Receives **Rsum** and outputs **AD3** to the **Third Address Generator (42)**.
- Address Generators (40, 41, 42):** These circuits generate addresses **AD1**, **AD2**, and **AD3** based on the demodulated signals.
- Memory (M1, M2, M3):** These memory blocks store data. **AD1** is connected to **M1**, **AD2** to **M2**, and **AD3** to **M3**.
- Memory RD (Read Data):** Data is read from the memory blocks and sent to the **RECORDING/REPRODUCING CONTROL CIRCUIT (80)**.
- Recording/Reproducing Control Circuit (80):** This central control unit manages the recording and reproducing processes, receiving **AD1**, **AD2**, **AD3**, and **Memory RD** signals.

Error Detection and Correction (Center):

- Error Detection/Correction Circuit (71):** Receives **AD1**, **AD2**, and **AD3** and outputs **ER1**, **ER2**, and **ER3** to the **ERROR DETERMINATION CIRCUIT (47)**.
- Error Determination Circuit (47):** Receives **ER1**, **ER2**, and **ER3** and outputs **ER1**, **ER2**, and **ER3** to the **RECORDING/REPRODUCING CONTROL CIRCUIT (80)**.
- Recording/Reproducing Control Circuit (80):** This central control unit manages the recording and reproducing processes, receiving **AD1**, **AD2**, **AD3**, **Memory RD**, and **ER1**, **ER2**, and **ER3** signals.



[illegible]